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Abstract The asymmetrical modulation strategy is 
widely used in various types of three-level (TL) DC/DC 
converters, while the current imbalance among the power 
switches is one of the important issues. In this paper, a 
novel periodically swapping modulation (PSM) strategy is 
various types of TL DC/DC converters. In the proposed 
PSM strategy, the driving signals of the switch pairs are 
swapped periodically, which guarantees that the currents 
through the power switches are kept balanced in every 
two switching periods. Therefore, the proposed PSM 
strategy can effectively improve the reliability of the 
converter by balancing the power losses and thermal 
stresses among the power switches. The operation 
principle and performances of the proposed PSM strategy 
are analyzed in detail. Finally, the simulation and 
experimental results are presented to verify the proposed 
modulation strategy. 
 
Index Terms  DC/DC converter, periodically swapping 
modulation (PSM), three-level (TL). 
 
I. INTRODUCTION 
he three-level (TL) DC/DC converter is attractive for the 
high input voltage applications [1-5] because the power 
switches only need to withstand half of the input voltage in the 
TL DC/DC converter. In [6], the TL circuit structure was 
firstly applied into the DC/DC converter. Based on the 
conventional TL DC/DC converter in [6], many studies about 
the TL DC/DC converter have been carried out [7-12]. In [7], 
a zero-voltage and zero-current switching TL DC/DC 
converter was proposed, in which a flying capacitor in the 
primary side was added to make the phase-shift control 
strategy applicable in the TL DC/DC converter. Based on [7], 
an auxiliary circuit was added in the secondary side to reduce 
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the circulating current [8]. A new TL DC/DC converter 
composed of one TL leg and one two-level leg was proposed 
in [9] for the high power applications. Reference [10] 
proposed a zero-voltage switching (ZVS) DC/DC converter 
with two TL circuits sharing the same power switches, which 
can reduce the current stresses on the transformer windings 
and output rectifiers. In [11], a zero-voltage and zero current-
switching TL DC/DC converter combining a TL converter and 
full-bridge converter was proposed to reduce the output filter 
inductance. In addition, a hybrid TL DC/DC converter 
composed of a full-bridge TL converter and a half-bridge TL 
converter was proposed to extend the ZVS range in [12]. In 
order to achieve soft switching for the conv
improvement, the phase-shift control strategy is utilized in the 
above various types of TL D/DC converters [6-12]. 
The asymmetrical modulation strategy is another 
modulation strategy, which is also widely used in various 
types of TL DC/DC converters [13-16]. In [13], a TL DC/DC 
converter based on the flying capacitor was proposed, which 
features with the simple and compact circuit structure. A new 
TL DC/DC converter with two transformers was proposed in 
[14] to reduce the current stresses on the transformer 
windings. Reference [15] proposed a dual half-bridge 
cascaded TL DC/DC converter, which is composed of two 
half-bridge cells and two transformers. In addition, a novel 
four-switch TL DC/DC converter was proposed in [16], which 
only adds one DC-blocking capacitor but removes two 
clamped diodes in comparison with the conventional TL 
DC/DC converter [6]. The asymmetrical modulation strategy 
realizes the soft switching for the above various types of TL 
DC/DC converters [13-16]. However, there is one important 
issue about the conventional asymmetrical modulation 
strategy that the currents through the primary power switches 
are imbalanced. 
Many studies have been carried recently on the TL DC/DC 
converters, which mainly focus on the topics of extending the 
soft switching range [17], [18], reducing the circulating 
currents [19], and balancing the voltages on the input 
capacitors [20], [21]. However, until now there are few studies 
discussing about such current imbalance of the primary power 
switches in the TL DC/DC converters under the conventional 
asymmetrical modulation strategy, which would affect the 
reliability of the converter by causing the power loss 
-
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imbalance and thermal stress imbalance among the power 
switches [22], [23]. 
In this paper, a novel periodically swapping modulation 
(PSM) strategy is proposed, which can be used for various 
types of TL DC/DC converter to balance the currents flowing 
through the power switches. In the proposed modulation 
strategy, the driving signals of the switch pairs are swapped 
periodically
balanced in every two switching periods. Consequently, the 
proposed modulation strategy can balance the power losses 
and thermal stresses among the power switches in the TL 
DC/DC converter, which can thus improve the reliability of 
the TL DC/DC converter. In this paper, the four-switch TL 
DC/DC converter [16] as shown in Fig. 1(a) is selected as a 
sample to analyze the operation principle and performances of 
the proposed PSM strategy. The analysis of other types of TL 
DC/DC converters [13-16] under the proposed modulation 
strategy is similar to that of the four-switch TL DC/DC 
converter. 
This paper is organized as follows. Section II analyzes the 
 issue under the 
conventional modulation strategy. Section III introduces the 
operation principle of the proposed PSM strategy. Section IV 
analyzes the characteristics and performances of the four-
switch TL DC/DC converter under the proposed modulation 
strategy in detail. Section V presents the simulation and 
experimental results to verify the effectiveness and feasibility 
of the proposed modulation strategy. Finally, the main 
contributions are summarized in Section VI. 
II. CURRENT IMBALANCE ANALYSIS UNDER 
CONVENTIONAL ASYMMETRICAL MODULATION 
STRATEGY 
Figs. 1(a) and 1(b) show the circuit structure of the four-
switch TL DC/DC converter and conventional asymmetrical 
modulation strategy with the main operation waveforms, 
respectively. In Fig. 1(a), two input capacitors C1 and C2 are 
used to split the input voltage Vin into two voltages V1 and V2; 
S1 - S4 and D1 - D4 are primary power switches and diodes; Tr 
is the high frequency transformer; Lr is the leakage inductance 
of Tr; Cs1 - Cs4 are the parasitic capacitors of S1 - S4; Cb is the 
DC-blocking capacitor in the primary side. In the secondary 
side, there are four rectifier diodes Dr1 - Dr4, one output filter 
inductor Lo, and one output filter capacitor Co. In Fig. 1(a), ip 
is the primary current of the transformer Tr; i1, i2, i3, and i4 are 
the currents through the primary power devices (S1, D1), (S2, 
D2), (S3, D3), and (S4, D4); iin is the input current; ic1 and ic2 are 
the currents flowing through the two input capacitors C1 and 
C2; iLo is the current through Lo; Vcb is the voltage on the DC-
blocking capacitor Cb; io and Vo are the output current and 
output voltage; Vab is the voltage between point a and b; n is 
the turns ratio of the transformer Tr. In Fig. 1(b), drv1 - drv4 are 
four driving signals of the power switches S1 - S4, where (S1, 
S2) and (S3, S4) are complementary switch pairs; d1 and d2 are 
duty ratios in one switching period and d2 is 1 - d1 if 
neglecting the dead time. From Fig. 1(b), it can be seen that 
the currents (i1, i3) and (i2, i4) are different because d2 is larger 
than d1, which would result in the power loss imbalance and 
thermal stress imbalance among the primary power switches. 
 
(a) 
 
(b) 
Fig. 1.  (a) Circuit Structure of four-switch TL DC/DC converter. (b) 
Conventional asymmetrical modulation strategy [16] with main 
operation waveforms. 
 
In order to simplify the analysis about the currents through 
the four power switches in the four-switch TL DC/DC 
converter, several assumptions are made that: 1) the 
inductance of the output filter inductor Lo is large enough to be 
considered as a current source; 2) the power switches S1 - S4 
and diodes D1 - D4 are ideal; 3) the two input capacitors and 
DC-blocking capacitor are large enough to be regarded as the 
constant voltage sources with the value of Vin/2. 
From Fig. 1(b), it can be seen that the current pairs (i1, i3) 
and (i2, i4) are the same respectively in every switching period. 
Therefore, only the expressions of the currents i1 and i2 in one 
switching period are given as 
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According to (1) and (2), the root mean square (RMS) 
values of the currents i1, i2, i3, and i4 under the conventional 
asymmetrical modulation strategy namely i1_rms_c, i2_rms_c, 
i3_rms_c, and i4_rms_c can be calculated by 
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From (3) and (4), it can be observed that the RMS values of 
(i1, i3) and (i2, i4) are different because d1 and d2 are normally 
different in the asymmetrical modulation strategy [24-26]. 
This current imbalance would result in the power loss 
imbalance and thermal stress imbalance among the primary 
reliability. 
III. PROPOSED PERIODICALLY SWAPPING MODULATION 
STRATEGY 
The PSM strategy is proposed for various types of TL 
DC/DC converters, where the driving signals of the switch 
pairs are swapped periodically in order to balance the power 
. Fig. 2 shows the proposed PSM for the 
four-switch TL DC/DC converter configuration, where the 
main operation waveforms are presented. 
The proposed PSM strategy operates by swapping the 
driving signals of the switching pairs (S1, S4) and (S2, S3) 
respectively in every switching period to make the currents 
flowing through the four power switches balanced in every 
two switching periods as shown in Fig. 2, which means that 1) 
in the first switching period, the duty ratios of drv1 and drv3 are 
both 0.5 if neglecting the dead time, the duty ratios of drv2 and 
drv4 are both d1; and 2) in the second switching period, the 
duty ratios of drv2 and drv4 are both 0.5 if neglecting the dead 
time, the duty ratios of drv1 and drv3 are both d1. In the real 
applications, the output voltage Vo is controlled by adjusting 
the duty ratio d1. In the first switching period, the calculated d1 
is set for the driving signals of the power switches S2 and S4 
and duty ratio 0.5 minus the dead time is set for the driving 
signals of the power switches S1 and S3 in the first switching 
period; contrarily the calculated d1 is set for the driving signals 
of the power switches S1 and S3 and duty ratio 0.5 minus the 
dead time is set for the driving signals of the power switches 
S2 and S4 in the second switching period. The duty ratio d1 
calculated by the control loop would be changed in every two 
switching periods to adjust the output voltage Vo in the steady 
operations. 
Fig. 3 shows the equivalent circuits to explain the operation 
principle of the proposed PSM strategy presented in Fig. 2. 
Stage 1 [before t2] Before t2, the circuit works at a free-
wheeling mode with the primary current ip flowing through Lr, 
S2, C2, D4, Cb, and Tr as shown in Fig. 3(a). During this stage, 
the primary current ip is kept at -io/n. The currents on (S1, D1) 
and (S3, D3), which are i1 and i3, are both 0 A. 
Stage 2 [t2 - t3] At t2, the switch S2 is turned off. Then, the 
capacitor Cs2 starts to charge, and the capacitor Cs1 begins to 
discharge. This stage would finish until that the voltage on Cs2 
increases to Vin/2 and the voltage on Cs1 decreases to 0 V. In 
addition, the primary current ip begins to increase, and there is 
no enough primary power to provide the output power, so the 
four output rectifier diodes Dr1 - Dr4 conduct simultaneously. 
 
Fig. 2.  Proposed periodically swapping modulation (PSM) strategy with main operation waveforms. 
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(m) 
Fig. 3.  Equivalent circuits in the first switching period. (a) [before t2]. (b) [t2 - t3]. (c) [t3 - t5]. (d) [t5 - t6]. (e) [t6 - t7]. (f) [t7 - t8]. (g) [t8 - t9]. (h) [t9 - 
t10]. (i) [t10 - t12]. (j) [t12 - t13]. (k) [t13 - t14]. (l) [t14 - t15]. (m) [t15 - t16]. 
 
Stage 3 [t3 - t5] At t3, the voltage on Cs1 decreases to 0 V, 
then the diode D1 begins to conduct. Therefore, the switches S1 
and S4 can be turned on at zero-voltage at the time t4. The 
primary current ip would flow through Lr, D1, C1, C2, D4, Cb, 
and Tr. 
Stage 4 [t5 - t6] At t5, the primary current ip increases to 0 A, 
then the direction of ip begins to change. During this stage, the 
primary current ip would increase linearly and flow through Lr, 
Tr, Cb, S4, C1, C2, and S1 as shown in Fig. 3(d). 
Stage 5 [t6 - t7] At t6, the primary current ip increases to io/n, 
then Dr2 and Dr3 turn off and the input power begins to be 
transferred to the output through Tr, Dr1, and Dr4. During this 
stage, the primary current ip would be kept at io/n; the currents 
i1 and i4 are both io/n; and the currents i2 and i3 are both 0 A. 
Stage 6 [t7 - t8] At t7, the switch S4 is turned off. The 
capacitor Cs4 starts to charge, and the capacitor Cs3 begins to 
discharge. This stage would finish until the voltage on Cs4 
increases to Vin/2 and the voltage on Cs3 decreases to 0 V. 
Stage 7 [t8 - t9] At t8, the voltage on Cs3 decreases to 0 V, 
then the diode D3 begins to conduct. During this stage, the 
circuit operates at a free-wheeling mode with the primary 
current ip flowing through Lr, Tr, Cb, D3, C1, and S1 as shown 
in Fig. 3(g). 
Stage 8 [t9 - t10] At t9, the switch S1 is turned off. Then, the 
capacitor Cs1 starts to charge, and the capacitor Cs2 begins to 
discharge. This stage would finish until that the voltage on Cs1 
increases to Vin/2 and the voltage on Cs2 decreases to 0 V. The 
primary current ip starts to decrease, and there is no enough 
primary power to provide the output power, so the four output 
rectifier diodes Dr1 - Dr4 conduct simultaneously. 
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Stage 9 [t10 - t12] At t10, the voltage on Cs2 decreases to 0 V, 
then the diode D2 begins to conduct. Therefore, the switches S2 
and S3 are turned on at zero-voltage at t11. The primary current 
ip flows through Lr, Tr, Cb, D3, and D2 as shown in Fig. 3(i). 
Stage 10 [t12 - t13] At t12, the primary current ip decreases to 
0 A, then the direction of primary current ip begins to change. 
During this stage, the primary current ip would decrease 
linearly and flow through Lr, S2, S3, Cb, and Tr. 
Stage 11 [t13 - t14] At t13, the primary current ip decreases to 
-io/n, then Dr1 and Dr4 turn off and the power from Cb is 
transferred to the output through Tr, Dr2, and Dr3. During this 
stage, the primary current ip would be kept at -io/n; the currents 
i2 and i3 are both io/n; and the currents i1 and i4 are both 0 A. 
Stage 12 [t14 - t15] At t14, the switch S2 is turned off. Then, 
the capacitor Cs2 starts to charge, and the capacitor Cs1 begins 
to discharge. This stage would finish until that the voltage on 
Cs2 increases to Vin/2 and the voltage on Cs1 decreases to 0 V. 
Stage 13 [t15 - t16] At t15, the voltage on Cs1 decreases to 0 
V, then the diode D1 begins to conduct. During this stage, the 
circuit operates at a free-wheeling mode with the primary 
current ip flowing through Lr, D1, C1, S3, Cb, and Tr as shown 
in Fig. 3(m). 
At t16, the switch S3 is turned off, then the second switching 
period [t16 - t30] starts. The following work operations are 
similar to the fist switching period, which is not repeated here. 
IV. CHARACTERISTIC ANALYSIS OF PROPOSED 
MODULATION STRATEGY 
In the proposed PSM strategy shown in Fig. 2, the driving 
signals of the power switches in the first switching period and 
driving signals of the power switches in the second switching 
period can be regarded as two separate modulation modes 
named mode I and II. These two modes can be used 
independently to control the converter, which both have the 
same characteristics and performances including duty cycle 
loss, output voltage characteristic, primary voltage, and 
primary current as that under the conventional modulation 
strategy. The main difference between these two modes is the 
i1 - i4, so the PSM strategy is 
proposed to balance the currents i1 - i4 by swapping these two 
modes. 
A. Duty Cycle Loss 
In Fig. 2, [t2 - t6], [t9 - t13], [t16 - t20] and [t23 - t27] are the 
time periods of the duty cycle losses in the two switching 
periods, which can be calculated by 
6 2 13 9 20 16 27 23
4 r o
in
L it t t t t t t t
n V
             (5) 
According to (5), the duty cycle loss dloss in one switching 
period as shown in Fig. 2 can be obtained by 
6 2 13 9 20 16 27 23 4 r o
loss
s s s s in s
t t t t t t t t L id
T T T T n V T
      (6) 
B. Output Characteristic 
Considering the duty cycle loss, the average output voltage 
Vo can be calculated by 
1 1
4( ) ( )in in r o
o loss
in s
V V L iV d d d
n n n V T
            (7) 
According to (7), the duty ratio d1 can be given by 
1
4
o
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in s
nV L id
V n V T
                             (8) 
C. Currents through Primary Power Switches 
From Fig. 2, it can be seen that the currents i1, i2, i3, and i4 
are the same in every two switching periods. Therefore, only 
the expression of the current i1 in two switching periods is 
given as (9). According to (9), the RMS values of the currents 
i1, i2, i3, and i4 under the proposed PSM strategy namely 
i1_rms_p, i2_rms_p, i3_rms_p, and i4_rms_p can be calculated by (10). 
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Normally, there are mainly two types of widely used power 
switches in the industrial applications, which are MOSFET 
and IGBT for the low power and high power applications 
respectively. The theoretical waveforms of the currents i1, i2, 
i3, and i4 under the conventional and proposed modulation 
strategy shown in Fig. 1(b) and Fig. 2 would be the same 
whether MOSFET or IGBT is used. However, there is one 
major difference between MOSFET and IGBT that: when the 
current flow from source to drain and there is a driving 
voltage, the current would flow through the MOSFET itself 
instead of the body diode, which have been widely applied in 
the synchronous rectification; but IGBT do not have this 
characteristic. Take Fig. 1(b) as an instance, during the time 
period [t1 - t2], the primary current ip would flow through S4 
instead of the body diode D4 because there is the driving 
voltage on S4 if MOSFET is used for S4; contrarily the primary 
current ip could only flow through the body diode (or 
paralleled diode) D4 during the time period [t1 - t2] even there 
is the driving voltage on S4 if IGBT is used for S4. In addition, 
the RMS and average value of the currents on the power 
switches S1, S2, S3, S4 and average values of the currents on the 
body diodes (or paralleled diodes) D1, D2, D3, D4 are 
imbalanced under the conventional modulation strategy but 
balanced under the proposed modulation strategy, and they are 
different between using MOSFET and IGBT, whose related 
calculation equations are listed in Tables III and IV in the 
Appendix. 
D. Currents and Voltages on Two Input Capacitors 
In order to simplify the following analysis, one assumption 
is made that the input current iin is constant due to the effect 
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from the output inductance of the input power supplier and 
inductance of the input line. According to Fig. 2, if neglecting 
the duty cycle loss, the RMS values of the currents through the 
two input capacitors under the proposed modulation strategy 
namely ic1_rms_p and ic2_rms_p can be obtained by 
2
2 1
1 _ _ 2 _ _ 2
2
2
o in o
c rms p c rms p in
i i i d
i i
nn
i             (11) 
According to Fig. 1(b), the RMS values of the currents 
through the two input capacitors under the conventional 
modulation strategy namely ic1_rms_c and ic2_rms_c can be 
obtained by (12) and (13) if neglecting the duty cycle loss. 
2
2 1 1
1 _ _ 2
2o in o
c rms c in
i d i i d
i i
nn
                 (12) 
2
2 2 1
2_ _ 2
2o in o
c rms c in
i d i i d
i i
nn
                 (13) 
From (11) - (13), it can observed that the currents on the 
two input capacitor are difference because d1 and d2 are 
different under the conventional asymmetrical modulation 
strategy, but the currents on the two input capacitors would be 
balanced under the proposed PSM strategy. 
If the driving signals of the primary power switches in second 
switching period (modulation mode II) shown in Fig. 2 is used 
independently to control the converter, the currents on the 
power devices (i1 - i4) and two input capacitors (ic1, ic2), and 
the ripple voltages on the two input capacitors (V1, V2) would 
be the same as that under the conventional asymmetrical 
modulation strategy. Therefore, the maximum voltage ripples 
on the two input capacitor (V1, V2) in the steady operations are 
the same under the conventional and proposed modulation 
strategy because the proposed PSM strategy operates by 
swapping the modulation mode I (first switching period) and 
II (second switching period). 
E. ZVS Achievement Conditions 
Before discussing the conditions of the ZVS achievement, 
one assumption is made that the four power switches S1 - S4 
have the same parasitic capacitors namely Cs. 
1 2 3 4s s s s sC C C C C                          (14) 
In the first switching period, in order to ensure S3 or S4 
realizing zero-voltage switch-on, the energy E1 is needed to 
fully discharge the parasitic capacitor of the in-coming switch 
and charge the parasitic capacitor of the out-going switch, 
whose expression can be given by (15). The energy to achieve 
zero-voltage switch-on for S3 and S4 is provided by both the 
output filter inductance and leakage inductance of the 
transformer. Normally, the output filter inductance is large 
enough to realize the zero-voltage switch-on for S3 and S4 even 
at light load. 
2 2 2
1 3 4
1 1 1( ) ( )
2 2 2 2 4
in in
s s s in
V VE C C C V            (15) 
The energy E2 from the leakage inductance of the 
transformer is used to achieve zero-voltage switch-on of 
switches S1 and S2. In order to achieve the zero-voltage 
switch-on of S1 or S2, the energy E2 should satisfy the 
requirement (16) to fully discharge the parasitic capacitor of 
the in-coming switch and charge the parasitic capacitor of the 
out-going switch. The switches S1 and S2 are more difficult to 
achieve zero-voltage switch-on than the switches S3 and S4 
since the leakage inductance Lr is quite smaller than the 
reflected output filter inductance. 
2
2 2 2
2 1 2
1 1 1 1( ) ( )
2 2 2 2 2 4
o in in
r s s s in
i V VE L C C C V
n
  (16) 
In the second switching period, the energy from both the 
output filter inductance and leakage inductance of the 
transformer is provided for the switches S1 and S2 to realize 
the zero-voltage switch-on, and the energy from the leakage 
inductance of the transformer is provided for the switches S3 
and S4 to achieve the zero-voltage switch-on, which is just 
contrary to that in the first switching period. The requirements 
to achieve ZVS in the second switching period is similar to 
that in the first switching period, which is not repeated here. 
F. Duty Cycle Limitation and Dead time Design 
In the proposed PSM strategy, the duty ratio d1 shown in 
Fig. 2 should be smaller than 0.5 minus dead time to avoid the 
short connection of C1 and C2 via conducting the switch pairs 
(S1, S2) and (S3, S4) simultaneously. In addition, The dead time 
Tdead of the switch pairs (S1, S2) and (S3, S4) must be also set in 
the real applications to avoid the short connection of C1 and C2 
via conducting the switch pairs (S1, S2) and (S3, S4) 
simultaneously, whose value can be calculated by (17) if 
neglecting the parasitic capacitor of the transformer [27]. 
( )22dead r o tr
T L C                               (17) 
in which Co(tr) is the effective output capacitance of the switch. 
V. SIMULATION AND EXPERIMENTAL VERIFICATION 
A. Simulation Verification 
A simulation model is built in PLECS to verify the 
proposed PSM strategy, whose circuit parameters are listed in 
Appendix. In the simulation, the input voltage Vin is 4 kV, the 
output voltage Vo is 400 V, and the output current io is 100 A. 
 
(a) 
 
(b) 
Vin (V)
Vab (V)
i1 (A)
i2 (A)
ip (A)
i3 (A)
i4 (A)
Vo (V)
io (A)
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RMS Value
25.7 A
RMS Value
49.3 A
RMS Value
25.7 A
RMS Value
49.3 A
Vin (V)
Vab (V)
i1 (A)
i2 (A)
ip (A)
i3 (A)
i4 (A)
Vo (V)
io (A)
t ( 100us/div )
RMS Value
39.3 A
RMS Value
39.3 A
RMS Value
39.3 A
RMS Value
39.3 A
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Fig. 4.  Simulation results (Vin = 4 kV, Vo = 400 V, and io = 100 A). (a) 
Conventional asymmetrical modulation strategy. (b) Proposed 
modulation strategy. 
Fig. 4 shows the simulation results under the conventional 
and proposed modulation strategy, respectively. The RMS 
values of the currents i1 and i3 are 25.7 A, and the RMS values 
of the currents i2 and i4 are 49.3 A under the conventional 
modulation strategy as shown in Fig. 4(a). However, the RMS 
values of i1, i2, i3, and i4 are all 39.3 A under the proposed 
modulation strategy as shown in Fig. 4(b). 
B. Experimental Verification 
In order to verify the proposed PSM strategy, a 1 kW 
experimental prototype is established, which is controlled by 
dSPACE and whose circuit parameters are listed in the 
Appendix. Fig. 5 shows the hardware of the established 
experimental prototype. In the following experimental tests, a 
single proportional-integral (PI) control loop is used to control 
the output voltage Vo by adjusting the duty ratio d1 shown in 
Fig. 2. 
 
Fig. 5. Hardware of 1 kW established experimental prototype. 
Fig. 6 presents the control block, in which Vref is the 
reference value of the output voltage Vo. Fig. 7 shows the 
experimental results including Vab, Vo, io, and ip when the 
output power Po is 1 kW, the input voltage Vin is 550 V, and 
the output voltage Vo is 50 V. From Fig. 7, it can be observed 
that primary voltage Vab and primary current ip are almost the 
same under the conventional and proposed modulation 
strategy. 
 
Fig. 6. Control block of the proposed PSM strategy. 
  
                           (a)                                                     (b) 
Fig. 7.  Experimental results including Vab, Vo, io, and ip (Vin = 550 V, Vo 
= 50 V, and Po = 1 kW). (a) Conventional asymmetrical modulation 
strategy. (b) Proposed modulation strategy. 
Figs. 8 and 9 show the experimental results about the 
currents i1, i2, i3, and i4 under the conventional and proposed 
modulation strategy. When using the conventional modulation 
strategy, the RMS values of i1, i2, i3, and i4 are 2.05 A, 3.10 A, 
2.08 A, and 3.12 A under 500 W and 3.86 A, 5.63 A, 3.79 A, 
and 5.59 A under 1 kW as shown in Figs. 8(a) and 9(a). By 
utilizing the proposed modulation strategy, the currents 
flowing through the four power switches are kept balanced in 
every two switching periods as shown in Figs. 8(b) and 9(b), 
whose RMS values are 2.57 A, 2.61 A, 2.58 A, and 2.64 A 
under 500 W and 4.75 A, 4.76 A, 4.68 A, and 4.73 A under 1 
kW. 
Fig. 10 shows the experimentally measured RMS values of 
i1, i2, i3, and i4 under various input voltages when the output 
voltage Vo is 50 V and output power Po is 1 kW. From Fig. 10, 
it can be seen that 1) the RMS values of i1, i2, i3, and i4 are 
imbalanced under the conventional asymmetrical modulation 
strategy; 2) with the input voltage increasing, the RMS values 
of i1, i3 decrease and the RMS values of i2, i4 increase. 
Therefore, the current imbalance between the RMS values of 
(i1, i3), and (i2, i4) would become larger under the conventional 
asymmetrical modulation strategy, and the biggest difference 
reaches 1.84 A when the input voltage increases to 550 V; 3) 
under the proposed PSM strategy, the RMS values of i1, i2, i3, 
and i4 have a slight increasing along with the input voltage 
increasing and range between the RMS values of (i1, i3), and 
(i2, i4) under the conventional asymmetrical modulation 
strategy; and 4) the experimental results about the currents i1 - 
i4 are consistent with the above theoretical analysis. Based on 
the experimental results shown in Fig. 10, it can be concluded 
that the current imbalance among the power switches caused 
by the conventional asymmetrical modulation strategy can be 
eliminated by utilizing the proposed modulation strategy. 
 
(a) 
 
(b) 
Fig. 8.  Experimental results about currents i1, i2, i3, and i4 (Vin = 550 V, 
Vo = 50 V, and Po = 500 W). (a) Conventional asymmetrical modulation 
strategy. (b) Proposed modulation strategy. 
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(b) 
Fig. 9.  Experimental results currents i1, i2, i3, and i4 (Vin = 550 V, Vo = 
50 V, and Po = 1 kW). (a) Conventional asymmetrical modulation 
strategy. (b) Proposed modulation strategy. 
 
Fig. 10.  Experimentally measured RMS values of i1, i2, i3, and i4 under 
various input voltages (Po = 1 kW). 
Figs. 11 and 12 show the ZVS achievement conditions 
under the proposed modulation strategy. Fig. 11 shows the 
primary current ip, driving signal Vgs_S1, and drain-source 
voltage Vds_S1 of the power switch S1 under 500 W and 1 kW, 
which illustrates that S1 realizes ZVS and its voltage stress is 
about half of the input voltage. In Fig. 11, the energy from the 
leakage inductance of the transformer is provided for S1 to 
achieve the zero-voltage switch-on at Area 1, the energy from 
both the output filter inductance and leakage inductance of the 
transformer is provided for S1 to realize the zero-voltage 
switch-on at Area 2. Fig. 12 shows the primary current ip, 
driving signal Vgs_S3, and drain-source voltage Vds_S3 of the 
power switch S3 under 500 W and 1 kW, which demonstrates 
that S3 realizes ZVS and its voltage stress is about half of the 
input voltage. In Fig. 12, the energy from both the output filter 
inductance and leakage inductance of the transformer is 
provided for S3 to achieve the zero-voltage switch-on at Area 
1, the energy from the leakage inductance of the transformer is 
provided for S3 to realize the zero-voltage switch-on at Area 2. 
 
(a) 
 
(b) 
Fig. 11.  Driving signal and drain-source voltage of switch S1, and 
primary current ip. (a) Vin = 550 V, Vo = 50 V, and Po = 500 W. (b) Vin = 
550 V, Vo = 50 V, and Po = 1 kW. 
 
(a) 
 
(b) 
Fig. 12.  Driving signal and drain-source voltage of switch S3, and 
primary current ip. (a) Vin = 550 V, Vo = 50 V, and Po = 500 W. (b) Vin = 
550 V, Vo = 50 V, and Po = 1 kW. 
Figs. 13 and 14 show the dynamic performances, in which 
the output power changs from 1 kW to 500 W and finally gets 
back to 1 kW when the input voltage Vin is 550 V and output 
voltage Vo is 50 V. From Fig. 13, it can be seen that the 
voltages on the two input capacitors V1, V2 and the voltage on 
the DC-blocking capacitor Vcb are all constant under the 
proposed PSM strategy when the load changes. From Fig 14, 
it can be observed that the dynamic responses of Vo (only 
including AC component) are almost the same with the load 
changes under the conventional and proposed modulation 
strategy when using the same PI control loop. 
 
Fig. 13.  Dynamic performances under load changes when using 
proposed modulation strategy (Vin = 550 V and Vo = 50 V). 
  
                             (a)                                                 (b) 
Fig. 14.  Dynamic performances under load changes including Vo and 
io (Vin = 550 V and Vo = 50 V). (a) Conventional asymmetrical 
modulation strategy. (b) Proposed modulation strategy. 
Figs. 15 (a) and 15(b) show the experimental comparison 
results about the thermal stresses on the primary power 
switches between the conventional and proposed modulation 
strategy in the established experimental prototype. From Fig. 
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14, it can be observed obviously that 1) the temperatures on 
the (S2, D2) and (S4, D4) are higher than that on the (S1, D1) and 
(S3, D3) under the conventional modulation strategy; 2) the 
temperature on the (S1, D1), (S2, D2), (S3, D3), and (S4, D4) are 
almost the same under the proposed PSM strategy; and 3) the 
maximum temperature on the primary power switches is 
34.5  C under the conventional modulation strategy, but the 
maximum temperature on the primary power switches can be 
reduced to 29.3  C by utilizing the proposed PSM strategy. In 
addition, with the output power increasing, the thermal stress 
imbalance among the primary power devices under the 
conventional modulation strategy would be more severe. 
    
                           (a)                                        (b) 
Fig. 15.  Experimental comparison results about thermal stresses on 
the primary power switches (Vin = 550 V, Vo = 50 V, and Po = 1 kW). (a) 
Conventional asymmetrical modulation strategy. (b) Proposed 
modulation strategy. 
The experimentally measured efficiency curves with 
various input voltages (450 V, 500 V, and 550 V) are shown 
in Fig. 16 when the output voltage Vo is 50 V. The peak 
efficiency under the proposed modulation strategy is over 
95%. From Fig. 16, it can be observed that the efficiencies 
under the proposed modulation strategy are slightly lower than 
that under the conventional modulation strategy, whose reason 
is that MOSFET is used for the primary power switches in the 
established experimental prototype. When using MOSFET, 
the primary current ip flows through the body diodes of the 
power switches instead of the power switches during the free-
wheeling time periods under the proposed modulation 
strategy, which would increase the conduction losses in 
comparison with the conventional modulation strategy. 
 
Fig. 16.  Efficiency curves with various input voltages (Vo = 50 V). 
According to the circuit parameters of the established 
experimental prototype and calculation equations (Table IV) 
in the Appendix, the calculated conduction power losses of the 
primary power switches are shown in Fig. 17. In Fig. 17, the 
total conduction power losses of the primary switches under 
the proposed PSM strategy are 8.44 W, which is slightly 
higher than that under the conventional modulation strategy 
(7.67 W) because MOSFET is used for the primary power 
switches in the established experimental prototype. If IGBT is 
used for the power switches when applied in the high voltage 
and high power applications, the total conduction power losses 
of the primary power switches and the efficiencies of the 
converter under the conventional and proposed modulation 
strategy would be almost the same. 
 
Fig. 17.  Calculated conduction power losses of primary power 
switches (Vin = 550 V, Vo = 50 V, and Po = 1 kW). Note: in the 
calculation, the turn-on resistor of MOSFET Rds_on_Mos 
voltage drop on the body diode Vf is 1 V according to the datasheet of 
SPW47N60C3. 
VI. CONCLUSION 
In this paper, a novel periodically swapping modulation 
strategy (PSM) is proposed for various types of TL DC/DC 
converters The 
current imbalance issue of the power switches under the 
conventional asymmetrical modulation strategy is analyzed in 
detail. After utilizing the proposed modulation strategy, the 
currents flowing through the power switches can be 
effectively kept balanced by swapping the driving signals of 
the switch pairs periodically. Therefore, the proposed 
in 
the aspects of balancing the power losses and thermal stresses 
among the power switches. Finally, the simulation and 
experimental results verify the effectiveness and feasibility of 
the proposed modulation strategy. 
APPENDIX 
TABLE I PARAMETERS OF SIMULATION MODEL 
Description Parameter 
Turns Ratio of Transformer Tr 15 : 7 
Leakage Inductance Lr (uH) 300 
Output Filter Capacitor Co (uF) 4700 
Output Filter Inductor Lo (uH) 1500 
Input Capacitors C1 and C2 (uF) 4700 
DC-blocking Capacitor Cb (uF) 100 
Switching Frequency (kHz) 5 
Dead Time (us) 1 
TABLE II PARAMETERS OF EXPERIMENTAL PROTOTYPE 
Description Parameter 
Power Switches S1 - S4  SPW47N60C3 
Rectifier Diodes Dr1 - Dr4 MBR40250TG 
Turns Ratio of Transformer Tr   25 : 8 
Leakage Inductance Lr of Tr (uH) 20.7 
Output Filter Capacitor Co (uF) 470 
Output Filter Inductor Lo (uH) 140 
Input Capacitors C1 and C2 (uF) 11 
DC-blocking Capacitor Cb (uF) 12 
Switching Frequency (kHz) 50 
Dead Time (ns) 400 
According to Fig. 1(b) and Fig. 2, the average values of the 
currents on S1, S2, S3, S4 (or RMS values of the currents on S1, 
S2, S3, S4) and average values of the currents on D1, D2, D3, D4 
S1 & D1
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S2 & D2
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IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 
 
are shown in Tables III and IV when using IGBT and 
MOSFET respectively if neglecting the effect of the parasitic 
capacitors and dead time. 
TABLE III THEORETICAL CACULATION EQUATIONS ABOUT 
AVERAGE VALUES OF CURRENTS ON S1 - S4 AND D1 - D4 (USING 
IGBT) 
IGBT Conventional modulation strategy 
Proposed modulation 
strategy 
Average 
current of S1 
and S3 
iS1&S3_avg_IGBT 
2
1 2
3
o r o
in s
i L id
n n V T
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2
2
(0.5 )
2
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r o
in s
i d
n
L i
n V T
 
Average 
current of S2 
and S4 
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n n V T
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Average 
current of D2 
and D4 
iD2&D4_avg_IGBT 
2
2
2 1( )2
r o
in s
oi d d
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L i
n V T
 
TABLE IV THEORETICAL CACULATION EQUATIONS ABOUT RMS 
VALUES OF CURRENTS ON S1 - S4 AND AVERAGE VALUES OF 
CURRENTS ON D1 - D4 (USING MOSFET) 
MOSFET Conventional modulation strategy 
Proposed modulation 
strategy 
RMS current 
of S1 and S3 
iS1&S3_rms_Mos 
2 3
12 3
8
3
o r o
in s
i L i
d
n n V T
 
2
12
3
3
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2
8
3
)o
r o
in s
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n
L i
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RMS current 
of S2 and S4 
iS2&S4_rms_Mos 
2 3
22 3
8
3
o r o
in s
i L i
d
n n V T
 
Average 
current of D1 
and D3 
iD1&D3_avg_Mos 
0 
1
( )
2
0.5o
i
d
n
 
Average 
current of D2 
and D4 
iD2&D4_avg_Mos 
0 
Conduction 
power losses 
1& 3_ _ 2& 4_ __ _
1& 3_ _ 2& 4 _ _
(2 2 )
(2 2 )
S S rms Mos S S rms Mosds on Mos
D D avg Mos D D avg Mosf
R i i
V i i
 
Note: Rds_on_Mos is the turn-on resistor of MOSFET, and Vf is the voltage 
drop on the body diode. 
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